

# LH5101

## CMOS 1K (256 × 4) Static RAM

### FEATURES

- 256 × 4 bit organization
- Access time: 300 ns (MAX.)
- Low-power consumption:  
Operating: 137.5 mW  
Standby: 55 μW
- Single +5 V power supply
- Fully-static operation
- TTL compatible I/O
- Three-state outputs
- Two Chip Enables for ease of use
- CE<sub>2</sub> signal enables the device to operate on a minimum standby current
- Data retention is possible with low supply voltage (2.0 V)
- Pin-to-pin equivalent to the Intel 5101
- Package: 22-pin, 300-mil DIP

### DESCRIPTION

The LH5101 is a static RAM organized as 256 × 4 bits. It is fabricated using silicon-gate CMOS process technology.

### PIN CONNECTIONS




Figure 1. Pin Connections for DIP Package




Figure 2. LH5101 Block Diagram

5101-2

**PIN DESCRIPTION**

SIGNAL	PIN NAME
A <sub>0</sub> - A <sub>7</sub>	Address input
DI <sub>1</sub> - DI <sub>4</sub>	Data input
DO <sub>1</sub> - DO <sub>4</sub>	Data output
R/W	Read/write Enable input
CE <sub>1</sub>	Chip Enable input 1

SIGNAL	PIN NAME
CE <sub>2</sub>	Chip Enable input 2
OD	Output disable
V <sub>CC</sub>	Power supply
GND	Ground (0 V)

**TRUTH TABLE**

CE <sub>1</sub>	CE <sub>2</sub>	OD	R/W	D <sub>IN</sub>	OUTPUT	MODE
H	X	X	X	X	High-Z	Deselect
X	L	X	X	X	High-Z	Deselect
X	X	H	H	X	High-Z	Output deselect
L	H	H	L	X	High-Z	Write
L	H	L	L	X	D <sub>IN</sub>	Write
L	H	L	H	X	D <sub>OUT</sub>	Read

**NOTE:**

1. X = H or L

**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V <sub>CC</sub>	-0.3 to +7.0	V	1
Input voltage	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V	1
Output voltage	V <sub>OUT</sub>	-0.3 to V <sub>CC</sub> + 0.3	V	1
Operating temperature	T <sub>opr</sub>	0 to +70	°C	
Storage temperature	T <sub>stg</sub>	-55 to +150	°C	

**NOTE:**

1. The maximum applicable voltage on any pin with respect to GND.

**DC CHARACTERISTICS (T<sub>A</sub> = 0 to 70°C, V<sub>CC</sub> = 5 V ±10%)**

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input 'LOW' voltage	V <sub>IL</sub>				0.65	V
Input 'HIGH' voltage	V <sub>IH</sub>		2.2			V
Output 'LOW' voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.0 mA			0.4	V
Output 'HIGH' voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA	2.4			V
Input leakage current	I <sub>I1</sub>	V <sub>I</sub> = 0 V to V <sub>CC</sub>			1.0	μA
Output leakage current	I <sub>LO</sub>	V <sub>I</sub> = 0 V to V <sub>CC</sub> , $\overline{CE}_1 = 2.2$ V			1.0	μA
Operating current	I <sub>CC1</sub>	Outputs open, V <sub>I</sub> = V <sub>CC</sub> , CE <sub>1</sub> = 0.65 V			20	mA
	I <sub>CC2</sub>	Outputs open, V <sub>I</sub> = 2.2 V, CE <sub>1</sub> ≤ 0.65 V			25	mA
Standby current	I <sub>SB</sub>	V <sub>I</sub> = 0 V to V <sub>CC</sub> , CE <sub>2</sub> = 0.2 V			10	μA

**AC CHARACTERISTICS****(1) READ CYCLE (T<sub>A</sub> = 0 to 70°C, V<sub>CC</sub> = 5 V ±10%)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Read cycle time	t <sub>RC</sub>	300			ns
Address access time	t <sub>AA</sub>			300	ns
Chip enable access time 1	t <sub>CO1</sub>			250	ns
Chip enable access time 2	t <sub>CO2</sub>			350	ns
Output disable to output	t <sub>OD</sub>			180	ns
Data output to high-Z state	t <sub>DF</sub>			100	ns
Previous read data valid with respect to address change	t <sub>OH1</sub>	0			ns
Previous read data valid with respect to chip enable	t <sub>OH2</sub>	0			ns

**(2) WRITE CYCLE (T<sub>A</sub> = 0 to 70°C, V<sub>CC</sub> = 5 V ±10%)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Write cycle time	t <sub>WC</sub>	300			ns
Chip enable (CE <sub>1</sub> ) to end of write	t <sub>CW1</sub>	250			ns
Chip enable (CE <sub>2</sub> ) to end of write	t <sub>CW2</sub>	250			ns
Address valid time	t <sub>AW</sub>	60			ns
Data valid to end of write	t <sub>DW</sub>	150			ns
Data hold time	t <sub>DH</sub>	40			ns
Write recovery time	t <sub>WR</sub>	40			ns
OD setup time	t <sub>OD</sub>	100			ns

## AC TEST CONDITIONS

PARAMETER	MODE
Input voltage amplitude	0.65 V to 2.2 V
Input rise/fall time	10 ns
Timing reference level	1.5 V
Output load condition	1TTL + 100 pF

DATA RETENTION CHARACTERISTICS <sup>1</sup>


PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Data retention voltage	$V_{CCDR}$	$V_{CE2} \leq 0.2 \text{ V}$	2.0			V	
Data retention current	$I_{CCDR}$	$V_{CE2} \leq 0.2 \text{ V}$ , $V_{CCDR} = 2.0 \text{ V}$			10	$\mu\text{A}$	
Chip disable to data retention	$t_{CDR}$		0			ns	
Recovery time	$t_R$		$t_{RC}$			ns	2

## NOTES:

1. In the data hold mode, voltage on any I/O pin should be lower than  $V_{DR}$ .
2.  $t_{RC}$  = Read cycle time

CAPACITANCE ( $f = 1 \text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ )

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	$C_{IN}$	$V_{IN} = 0 \text{ V}$		3.5	6	pF
Input/output capacitance	$C_{IO}$	$V_{IO} = 0 \text{ V}$		9	12	pF



5101-5

Figure 3. Low Voltage Data Retention




Figure 4. Read Cycle




Figure 5. Write Cycle

**ORDERING INFORMATION**

